[ol8_developer_EPEL] verilator-4.028-1.el8.x86_64

Name:verilator
Version:4.028
Release:1.el8
Architecture:x86_64
Group:Unspecified
Size:23126442
License:LGPLv3 or Artistic 2.0
RPM: verilator-4.028-1.el8.x86_64.rpm
Source RPM: verilator-4.028-1.el8.src.rpm
Build Date:Tue Mar 17 2020
Build Host:jenkins-10-147-72-125-eb92b255-4c72-44db-bad2-6244798cc208.appad1iad.osdevelopmeniad.oraclevcn.com
Vendor:Oracle America
URL:http://www.veripool.com/verilator.html
Summary:A fast simulator for synthesizable Verilog
Description:
Verilator is the fastest free Verilog HDL simulator. It compiles
synthesizable Verilog, plus some PSL, SystemVerilog and Synthesis
assertions into C++ or SystemC code. It is designed for large projects
where fast simulation performance is of primary concern, and is
especially well suited to create executable models of CPUs for
embedded software design teams.

Changelog (Show File list) (Show related packages)